|
REpsp2
PSP2 OS reverse engineering
|
System control DIP switches. More...
Macros | |
| #define | SCE_DIPSW_PSP2_CONFIG_SD 0xE0 |
| Enable psp2config loading from SD. | |
| #define | SCx_DIPSW__E1 0xE1 |
| #define | SCx_DIPSW__E2 0xE2 |
| #define | SCx_DIPSW__E3 0xE3 |
| #define | SCx_DIPSW__E4 0xE4 |
| #define | SCx_DIPSW__E5 0xE5 |
| #define | SCx_DIPSW__E6 0xE6 |
| #define | SCx_DIPSW__E7 0xE7 |
| #define | SCx_DIPSW__E8 0xE8 |
| #define | SCx_DIPSW__E9 0xE9 |
| #define | SCx_DIPSW__EA 0xEA |
| #define | SCx_DIPSW__EB 0xEB |
| #define | SCx_DIPSW__EC 0xEC |
| #define | SCx_DIPSW__ED 0xED |
| #define | SCx_DIPSW__EE 0xEE |
| #define | SCx_DIPSW__EF 0xEF |
| #define | SCx_DIPSW__F0 0xF0 |
| #define | SCx_DIPSW__F1 0xF1 |
| #define | SCx_DIPSW__F2 0xF2 |
| #define | SCx_DIPSW__F3 0xF3 |
| #define | SCx_DIPSW__F4 0xF4 |
| #define | SCx_DIPSW__F5 0xF5 |
| #define | SCx_DIPSW__F6 0xF6 |
| #define | SCx_DIPSW__F7 0xF7 |
| #define | SCx_DIPSW__F8 0xF8 |
| #define | SCx_DIPSW__F9 0xF9 |
| #define | SCx_DIPSW__FA 0xFA |
| #define | SCx_DIPSW__FB 0xFB |
| #define | SCx_DIPSW__FC 0xFC |
| #define | SCx_DIPSW__FD 0xFD |
| #define | SCx_DIPSW__FE 0xFE |
| #define | SCx_DIPSW__FF 0xFF |
System control DIP switches.
| #define SCE_DIPSW_PSP2_CONFIG_SD 0xE0 |